Merge "ARM: dts: msm: Change mem timer base for qcs405"

This commit is contained in:
qctecmdr Service 2018-05-29 08:40:46 -07:00 committed by Gerrit - the friendly Code Review server
commit 18604f1e9d

View File

@ -26,7 +26,7 @@
interrupt-parent = <&intc>;
chosen {
bootargs = "sched_enable_hmp=1";
bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
};
reserved-memory {
@ -139,61 +139,61 @@
clock-frequency = <19200000>;
};
timer@b020000 {
timer@b120000 {
#address-cells = <1>;
#size-cells = <1>;
ranges;
compatible = "arm,armv7-timer-mem";
reg = <0xb020000 0x1000>;
reg = <0xb120000 0x1000>;
clock-frequency = <19200000>;
frame@b021000 {
frame@b121000 {
frame-number = <0>;
interrupts = <0 8 0x4>,
<0 7 0x4>;
reg = <0xb021000 0x1000>,
<0xb022000 0x1000>;
reg = <0xb121000 0x1000>,
<0xb122000 0x1000>;
};
frame@b023000 {
frame@b123000 {
frame-number = <1>;
interrupts = <0 9 0x4>;
reg = <0xb023000 0x1000>;
reg = <0xb123000 0x1000>;
status = "disabled";
};
frame@b024000 {
frame@b124000 {
frame-number = <2>;
interrupts = <0 10 0x4>;
reg = <0xb024000 0x1000>;
reg = <0xb124000 0x1000>;
status = "disabled";
};
frame@b025000 {
frame@b125000 {
frame-number = <3>;
interrupts = <0 11 0x4>;
reg = <0xb025000 0x1000>;
reg = <0xb125000 0x1000>;
status = "disabled";
};
frame@b026000 {
frame@b126000 {
frame-number = <4>;
interrupts = <0 12 0x4>;
reg = <0xb026000 0x1000>;
reg = <0xb126000 0x1000>;
status = "disabled";
};
frame@b027000 {
frame@b127000 {
frame-number = <5>;
interrupts = <0 13 0x4>;
reg = <0xb027000 0x1000>;
reg = <0xb127000 0x1000>;
status = "disabled";
};
frame@b028000 {
frame@b128000 {
frame-number = <6>;
interrupts = <0 14 0x4>;
reg = <0xb028000 0x1000>;
reg = <0xb128000 0x1000>;
status = "disabled";
};
};