malhuda/msm-4.14
1
0
Fork 0
mirror of https://github.com/rd-stuffs/msm-4.14.git synced 2025-02-20 11:45:48 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Merge "clk: qcom: Add display clock controller driver for SDMMAGPIE"

Browse Source
This commit is contained in:
qctecmdr Service 2018-08-17 13:09:55 -07:00 committed by Gerrit - the friendly Code Review server
commit a3a100aafa
5 changed files with 1215 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
Documentation/devicetree/bindings/clock/qcom,dispcc.txt
View File

@ -2,8 +2,11 @@ Qualcomm Technologies, Inc. Display Clock & Reset Controller Binding
-------------------------------------------------------------------- --------------------------------------------------------------------
Required properties : Required properties :
- compatible : Shall contain "qcom,dispcc-sm8150" or "qcom,dispcc-sm8150-v2" or - compatible : Shall contain one of the following:
"qcom,dispcc-sm6150". "qcom,dispcc-sm8150",
"qcom,dispcc-sm8150-v2",
"qcom,dispcc-sm6150",
"qcom,dispcc-sdmmagpie".
- reg : Shall contain base register location and length. - reg : Shall contain base register location and length.
- reg-names: Address name. Must be "cc_base". - reg-names: Address name. Must be "cc_base".
- vdd_mm-supply: phandle to the MM_CX rail that needs to be voted on behalf - vdd_mm-supply: phandle to the MM_CX rail that needs to be voted on behalf

9
drivers/clk/qcom/Kconfig
View File

@ -396,6 +396,15 @@ config MSM_DISPCC_SM6150
Say Y if you want to support display devices and functionality such as Say Y if you want to support display devices and functionality such as
splash screen. splash screen.
config MSM_DISPCC_SDMMAGPIE
tristate "SDMMAGPIE Display Clock Controller"
depends on COMMON_CLK_QCOM
help
Support for the display clock controller on Qualcomm Technologies, Inc
SDMMAGPIE devices.
Say Y if you want to support display devices and functionality such as
splash screen.
config MSM_GCC_SDMMAGPIE config MSM_GCC_SDMMAGPIE
tristate "SDMMAGPIE Global Clock Controller" tristate "SDMMAGPIE Global Clock Controller"
depends on COMMON_CLK_QCOM depends on COMMON_CLK_QCOM

1
drivers/clk/qcom/Makefile
View File

@ -37,6 +37,7 @@ obj-$(CONFIG_MSM_DEBUGCC_SM6150) += debugcc-sm6150.o
obj-$(CONFIG_MSM_DEBUGCC_SM8150) += debugcc-sm8150.o obj-$(CONFIG_MSM_DEBUGCC_SM8150) += debugcc-sm8150.o
obj-$(CONFIG_MSM_DISPCC_SM6150) += dispcc-sm6150.o obj-$(CONFIG_MSM_DISPCC_SM6150) += dispcc-sm6150.o
obj-$(CONFIG_MSM_DISPCC_SM8150) += dispcc-sm8150.o obj-$(CONFIG_MSM_DISPCC_SM8150) += dispcc-sm8150.o
obj-$(CONFIG_MSM_DISPCC_SDMMAGPIE) += dispcc-sdmmagpie.o
obj-$(CONFIG_MDM_DEBUGCC_QCS405) += debugcc-qcs405.o obj-$(CONFIG_MDM_DEBUGCC_QCS405) += debugcc-qcs405.o
obj-$(CONFIG_MSM_GCC_8660) += gcc-msm8660.o obj-$(CONFIG_MSM_GCC_8660) += gcc-msm8660.o
obj-$(CONFIG_MSM_GCC_8916) += gcc-msm8916.o obj-$(CONFIG_MSM_GCC_8916) += gcc-msm8916.o

1162
drivers/clk/qcom/dispcc-sdmmagpie.c Normal file
View File

File diff suppressed because it is too large Load Diff

76
include/dt-bindings/clock/qcom,dispcc-sdmmagpie.h
View File

@ -14,49 +14,49 @@
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SDMMAGPIE_H #ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SDMMAGPIE_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SDMMAGPIE_H #define _DT_BINDINGS_CLK_QCOM_DISP_CC_SDMMAGPIE_H
#define DISP_CC_DEBUG_CLK 0 #define DISP_CC_PLL0 0
#define DISP_CC_MDSS_AHB_CLK 1 #define DISP_CC_MDSS_AHB_CLK 1
#define DISP_CC_MDSS_AHB_CLK_SRC 2 #define DISP_CC_MDSS_AHB_CLK_SRC 2
#define DISP_CC_MDSS_BYTE0_CLK 3 #define DISP_CC_MDSS_BYTE0_CLK 3
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4
#define DISP_CC_MDSS_BYTE0_INTF_CLK 5 #define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
#define DISP_CC_MDSS_BYTE1_CLK 6 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6
#define DISP_CC_MDSS_BYTE1_CLK_SRC 7 #define DISP_CC_MDSS_BYTE1_CLK 7
#define DISP_CC_MDSS_BYTE1_INTF_CLK 8 #define DISP_CC_MDSS_BYTE1_CLK_SRC 8
#define DISP_CC_MDSS_DP_AUX_CLK 9 #define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC 9
#define DISP_CC_MDSS_DP_AUX_CLK_SRC 10 #define DISP_CC_MDSS_BYTE1_INTF_CLK 10
#define DISP_CC_MDSS_DP_CRYPTO_CLK 11 #define DISP_CC_MDSS_DP_AUX_CLK 11
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC 12 #define DISP_CC_MDSS_DP_AUX_CLK_SRC 12
#define DISP_CC_MDSS_DP_LINK_CLK 13 #define DISP_CC_MDSS_DP_CRYPTO_CLK 13
#define DISP_CC_MDSS_DP_LINK_CLK_SRC 14 #define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC 14
#define DISP_CC_MDSS_DP_LINK_INTF_CLK 15 #define DISP_CC_MDSS_DP_LINK_CLK 15
#define DISP_CC_MDSS_DP_PIXEL1_CLK 16 #define DISP_CC_MDSS_DP_LINK_CLK_SRC 16
#define DISP_CC_MDSS_DP_PIXEL1_CLK_SRC 17 #define DISP_CC_MDSS_DP_LINK_INTF_CLK 17
#define DISP_CC_MDSS_DP_PIXEL_CLK 18 #define DISP_CC_MDSS_DP_PIXEL1_CLK 18
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC 19 #define DISP_CC_MDSS_DP_PIXEL1_CLK_SRC 19
#define DISP_CC_MDSS_ESC0_CLK 20 #define DISP_CC_MDSS_DP_PIXEL_CLK 20
#define DISP_CC_MDSS_ESC0_CLK_SRC 21 #define DISP_CC_MDSS_DP_PIXEL_CLK_SRC 21
#define DISP_CC_MDSS_ESC1_CLK 22 #define DISP_CC_MDSS_ESC0_CLK 22
#define DISP_CC_MDSS_ESC1_CLK_SRC 23 #define DISP_CC_MDSS_ESC0_CLK_SRC 23
#define DISP_CC_MDSS_MDP_CLK 24 #define DISP_CC_MDSS_ESC1_CLK 24
#define DISP_CC_MDSS_MDP_CLK_SRC 25 #define DISP_CC_MDSS_ESC1_CLK_SRC 25
#define DISP_CC_MDSS_MDP_LUT_CLK 26 #define DISP_CC_MDSS_MDP_CLK 26
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 27 #define DISP_CC_MDSS_MDP_CLK_SRC 27
#define DISP_CC_MDSS_PCLK0_CLK 28 #define DISP_CC_MDSS_MDP_LUT_CLK 28
#define DISP_CC_MDSS_PCLK0_CLK_SRC 29 #define DISP_CC_MDSS_NON_GDSC_AHB_CLK 29
#define DISP_CC_MDSS_PCLK1_CLK 30 #define DISP_CC_MDSS_PCLK0_CLK 30
#define DISP_CC_MDSS_PCLK1_CLK_SRC 31 #define DISP_CC_MDSS_PCLK0_CLK_SRC 31
#define DISP_CC_MDSS_ROT_CLK 32 #define DISP_CC_MDSS_PCLK1_CLK 32
#define DISP_CC_MDSS_ROT_CLK_SRC 33 #define DISP_CC_MDSS_PCLK1_CLK_SRC 33
#define DISP_CC_MDSS_RSCC_AHB_CLK 34 #define DISP_CC_MDSS_ROT_CLK 34
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 35 #define DISP_CC_MDSS_ROT_CLK_SRC 35
#define DISP_CC_MDSS_VSYNC_CLK 36 #define DISP_CC_MDSS_RSCC_AHB_CLK 36
#define DISP_CC_MDSS_VSYNC_CLK_SRC 37 #define DISP_CC_MDSS_RSCC_VSYNC_CLK 37
#define DISP_CC_PLL0 38 #define DISP_CC_MDSS_VSYNC_CLK 38
#define DISP_CC_PLL_TEST_CLK 39 #define DISP_CC_MDSS_VSYNC_CLK_SRC 39
#define DISP_CC_XO_CLK 40 #define DISP_CC_XO_CLK 40
#define DISP_CC_XO_CLK_SRC 41 #define DISP_CC_XO_CLK_SRC 41
#define DISP_CC_SLEEP_CLK 42
#define MDSS_CORE_GDSC 0 #define DISP_CC_SLEEP_CLK_SRC 43
#endif #endif