mirror of
https://github.com/rd-stuffs/msm-4.14.git
synced 2025-02-20 11:45:48 +08:00
ARM: mxc: fix local timer interrupt handling
As local timer interrupts are now handled as normal interrupts, remove the special case in the GIC handler. Cc: Shawn Guo <shawn.guo@linaro.org> Cc: Sascha Hauer <kernel@pengutronix.de> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com> Tested-and-Acked-by: Shawn Guo <shawn.guo@linaro.org>
This commit is contained in:
parent
70c9f18ca8
commit
a918feef33
@ -28,21 +28,14 @@ asmlinkage void __exception_irq_entry gic_handle_irq(struct pt_regs *regs)
|
|||||||
if (irqnr == 1023)
|
if (irqnr == 1023)
|
||||||
break;
|
break;
|
||||||
|
|
||||||
if (irqnr > 29 && irqnr < 1021)
|
if (irqnr > 15 && irqnr < 1021)
|
||||||
handle_IRQ(irqnr, regs);
|
handle_IRQ(irqnr, regs);
|
||||||
#ifdef CONFIG_SMP
|
#ifdef CONFIG_SMP
|
||||||
else if (irqnr < 16) {
|
else {
|
||||||
writel_relaxed(irqstat, gic_cpu_base_addr +
|
writel_relaxed(irqstat, gic_cpu_base_addr +
|
||||||
GIC_CPU_EOI);
|
GIC_CPU_EOI);
|
||||||
handle_IPI(irqnr, regs);
|
handle_IPI(irqnr, regs);
|
||||||
}
|
}
|
||||||
#endif
|
|
||||||
#ifdef CONFIG_LOCAL_TIMERS
|
|
||||||
else if (irqnr == 29) {
|
|
||||||
writel_relaxed(irqstat, gic_cpu_base_addr +
|
|
||||||
GIC_CPU_EOI);
|
|
||||||
handle_local_timer(regs);
|
|
||||||
}
|
|
||||||
#endif
|
#endif
|
||||||
} while (1);
|
} while (1);
|
||||||
}
|
}
|
||||||
|
Loading…
x
Reference in New Issue
Block a user