malhuda/msm-4.14
1
0
Fork 0
mirror of https://github.com/rd-stuffs/msm-4.14.git synced 2025-02-20 11:45:48 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: Add missing ctis for SM6150

Browse Source 
Add missing ctis:

coresight-cti-dlct_cti0
coresight-cti-dlct_cti1
coresight-cti-ddr_dl_0_cti0
coresight-cti-ddr_dl_0_cti1
coresight-cti-ddr_dl_1_cti0
coresight-cti-ddr_dl_1_cti1

Change-Id: Iced2b0a8e33850fd5cf4c1459ad3fb548ee4bde4
Signed-off-by: Mao Jinlong <jinlmao@codeaurora.org>
This commit is contained in:
Mao Jinlong 2018-08-16 20:30:57 +05:30
parent 34e53ec4e8
commit b37245fb5a
1 changed files with 72 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

72
arch/arm64/boot/dts/qcom/sm6150-coresight.dtsi
View File

@ -1356,6 +1356,78 @@
};
};
cti0_dlct: cti@6c29000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;
reg = <0x6c29000 0x1000>;
reg-names = "cti-base";
coresight-name = "coresight-cti-dlct_cti0";
clocks = <&clock_aop QDSS_CLK>;
clock-names = "apb_pclk";
};
cti1_dlct: cti@6c2a000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;
reg = <0x6c2a000 0x1000>;
reg-names = "cti-base";
coresight-name = "coresight-cti-dlct_cti1";
clocks = <&clock_aop QDSS_CLK>;
clock-names = "apb_pclk";
};
cti0_ddr0: cti@6a02000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;
reg = <0x6a02000 0x1000>;
reg-names = "cti-base";
coresight-name = "coresight-cti-ddr_dl_0_cti0";
clocks = <&clock_aop QDSS_CLK>;
clock-names = "apb_pclk";
};
cti1_ddr0: cti@6a03000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;
reg = <0x6a03000 0x1000>;
reg-names = "cti-base";
coresight-name = "coresight-cti-ddr_dl_0_cti1";
clocks = <&clock_aop QDSS_CLK>;
clock-names = "apb_pclk";
};
cti0_ddr1: cti@6a10000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;
reg = <0x6a10000 0x1000>;
reg-names = "cti-base";
coresight-name = "coresight-cti-ddr_dl_1_cti0";
clocks = <&clock_aop QDSS_CLK>;
clock-names = "apb_pclk";
};
cti1_ddr1: cti@6a11000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;
reg = <0x6a11000 0x1000>;
reg-names = "cti-base";
coresight-name = "coresight-cti-ddr_dl_1_cti1";
clocks = <&clock_aop QDSS_CLK>;
clock-names = "apb_pclk";
};
cti_mss_q6: cti@683b000 {
compatible = "arm,primecell";
arm,primecell-periphid = <0x0003b966>;