malhuda/msm-4.14
1
0
Fork 0
mirror of https://github.com/rd-stuffs/msm-4.14.git synced 2025-02-20 11:45:48 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

edac: Check part number before parsing L1/L2 error

Browse Source 
Parse L1/L2 errors based on the part number. This
will remove the need for keeping track of the
number of cores in cluster, boot core etc.

Change-Id: Idcaeff7ff1a82b8f52344588a5ab53f087bc439e
Signed-off-by: Prateek Sood <prsood@codeaurora.org>
This commit is contained in:
Prateek Sood 2018-04-30 15:19:29 +05:30 committed by Gerrit - the friendly Code Review server
parent 5044adb6f9
commit ba5a7d6fd2
1 changed files with 28 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
drivers/edac/kryo_arm64_edac.c
View File

@ -46,8 +46,12 @@ module_param(poll_msec, int, 0444);
#define L2_SILVER_BIT 0x1
#define L3_BIT 0x2
#define L1_GOLD_DC_BIT 0x1
#define L1_GOLD_IC_BIT 0x4
#define QCOM_CPU_PART_KRYO4XX_GOLD 0x804
#define QCOM_CPU_PART_KRYO4XX_SILVER_V1 0x803
#define QCOM_CPU_PART_KRYO4XX_SILVER_V2 0x805
#define L1_GOLD_IC_BIT 0x1
#define L1_GOLD_DC_BIT 0x4
#define L2_GOLD_BIT 0x8
#define L2_GOLD_TLB_BIT 0x2
@ -258,8 +262,12 @@ static void kryo_parse_l1_l2_cache_error(u64 errxstatus, u64 errxmisc,
struct edac_device_ctl_info *edev_ctl, int cpu)
{
int level = 0;
u32 part_num;
if (cpu <= 3) {
part_num = read_cpuid_part_number();
switch (part_num) {
case QCOM_CPU_PART_KRYO4XX_SILVER_V1:
case QCOM_CPU_PART_KRYO4XX_SILVER_V2:
switch (KRYO_ERRXMISC_LVL(errxmisc)) {
case L1_SILVER_BIT:
level = L1;
@ -267,8 +275,13 @@ static void kryo_parse_l1_l2_cache_error(u64 errxstatus, u64 errxmisc,
case L2_SILVER_BIT:
level = L2;
break;
default:
edac_printk(KERN_CRIT, EDAC_CPU,
"silver cpu:%d unknown error location:%u\n",
cpu, KRYO_ERRXMISC_LVL(errxmisc));
}
} else {
break;
case QCOM_CPU_PART_KRYO4XX_GOLD:
switch (KRYO_ERRXMISC_LVL_GOLD(errxmisc)) {
case L1_GOLD_DC_BIT:
case L1_GOLD_IC_BIT:
@ -278,8 +291,19 @@ static void kryo_parse_l1_l2_cache_error(u64 errxstatus, u64 errxmisc,
case L2_GOLD_TLB_BIT:
level = L2;
break;
default:
edac_printk(KERN_CRIT, EDAC_CPU,
"gold cpu:%d unknown error location:%u\n",
cpu, KRYO_ERRXMISC_LVL_GOLD(errxmisc));
}
break;
default:
edac_printk(KERN_CRIT, EDAC_CPU,
"Error in matching cpu%d with part num:%u\n",
cpu, part_num);
return;
}
switch (level) {
case L1:
if (KRYO_ERRXSTATUS_UE(errxstatus))