Paul Walmsley 0eafd4725c [ARM] OMAP3 clock: add omap3_core_dpll_m2_set_rate()
Add the omap3_core_dpll_m2_set_rate() function to the OMAP3 clock code,
which calls into the SRAM function omap3_sram_configure_core_dpll() to
change the CORE DPLL M2 divider.  (SRAM code is necessary since rate changes
on clocks upstream from the SDRC can glitch SDRAM accesses.)

Use this function for the set_rate function pointer in the dpll3_m2_ck
struct clk.  With this function in place, PM/OPP code should be able to
alter SDRAM speed via code similar to:

      clk_set_rate(&dpll3_m2_ck, target_rate).

linux-omap source commit is 7f8b2b0f4fe52238c67d79dedcd2794dcef4dddd.

Signed-off-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2009-02-08 17:50:40 +00:00
..
2009-01-24 11:41:20 +00:00
2008-11-27 12:39:43 +00:00
2009-01-08 22:01:49 +00:00
2009-01-12 12:14:40 +01:00
2009-01-28 10:19:52 +00:00
2009-01-08 16:29:44 +00:00
2009-01-08 16:29:43 +00:00
2009-01-08 16:29:41 +00:00
2009-01-21 10:32:34 -07:00
2008-11-30 16:39:42 +00:00