Catalin Marinas 23d1c515d8 ARMv7: Document the PRRR and NMRR registers setting
This patch adds a comment to the proc-v7.S file for the setting of the
PRRR and NMRR registers. It also sets the PRRR[13:12] bits to 0
(corresponding to the reserved TEX[0]CB encoding 110) to be consistent
with the documentation.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2009-05-30 14:00:16 +01:00
..
2009-03-25 13:10:01 +02:00
2009-03-25 13:10:01 +02:00
2009-03-15 21:01:20 -04:00
2008-09-06 12:10:45 +01:00
2009-01-25 17:36:34 +00:00
2009-03-15 21:01:20 -04:00
2008-12-01 11:53:07 +00:00
2008-11-27 12:37:59 +00:00
2009-03-25 13:10:01 +02:00
2009-03-25 13:10:01 +02:00