Sujith
2ab81d4a9a
ath9k: Stop ANI when doing a reset ...
The MIB counters are disabled when doing a chip reset.
Since ANI depends on the MIB registers for its operation, relying
on the contents of said registers during HW reset results in sub-optimal
performance.
Cc: stable@kernel.org
Signed-off-by: Sujith <Sujith.Manoharan@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2009-12-21 11:32:20 -05:00
2009-11-25 00:43:08 -05:00
2009-12-08 08:18:01 -08:00
2009-12-08 20:22:31 -08:00
2009-12-06 16:17:57 +01:00
2009-12-03 17:40:51 +01:00
2009-12-05 15:22:26 -08:00
2009-12-08 07:38:50 -08:00
2009-12-06 11:18:28 +01:00
2009-12-05 10:35:18 +00:00
2009-12-03 20:11:06 +01:00
2009-12-08 08:13:10 -08:00
2009-12-01 16:32:19 -08:00
2009-11-30 13:57:19 -08:00
2009-12-06 17:06:29 +01:00
2009-12-08 08:18:01 -08:00
2009-12-08 08:13:10 -08:00
2009-12-02 01:13:11 -08:00
2009-11-18 22:19:03 -08:00
2009-12-08 08:15:29 -08:00
2009-12-08 20:30:41 -08:00
2009-12-08 08:15:29 -08:00
2009-12-08 07:38:50 -08:00
2009-12-08 07:47:46 -08:00
2009-12-08 08:15:29 -08:00
2009-12-08 08:12:16 -08:00
2009-12-08 08:15:29 -08:00
2009-12-08 08:19:16 -08:00
2009-12-21 11:32:20 -05:00
2009-12-08 08:13:35 -08:00
2009-12-05 09:49:07 -08:00
2009-12-08 08:15:29 -08:00
2009-11-25 01:01:29 -05:00
2009-11-27 21:07:23 +01:00
2009-12-02 19:37:16 +00:00
2009-12-08 08:13:35 -08:00
2009-12-08 07:55:01 -08:00
2009-12-08 07:38:50 -08:00
2009-12-08 08:12:43 -08:00
2009-12-08 08:15:29 -08:00
2009-12-05 15:22:26 -08:00
2009-12-08 08:19:16 -08:00
2009-12-08 08:15:29 -08:00
2009-12-08 08:15:29 -08:00
2009-12-08 08:15:29 -08:00
2009-12-06 11:18:28 +01:00
2ab81d4a9a