Michal Simek 598acab44d microblaze: Define correct L1_CACHE_SHIFT value
Microblaze cacheline length is configurable and current cpu
uses two cacheline length 4 and 8.

We are taking conservative maximum value to be sure that cacheline
alignment is satisfied for all cases.

Here is the calculation for cacheline lenght 8  32bit=4Byte values
which is corresponding with SHIFT 5.

Signed-off-by: Michal Simek <monstr@monstr.eu>
2010-05-06 11:21:59 +02:00
..
2009-12-14 08:45:10 +01:00
2009-03-27 14:25:27 +01:00
2010-03-11 13:56:29 +01:00
2009-12-16 07:20:12 -08:00
2009-10-29 22:34:15 +09:00
2010-05-06 11:21:58 +02:00
2010-04-07 07:27:25 +02:00
2010-05-06 11:21:58 +02:00
2009-03-27 14:25:33 +01:00
2009-03-27 14:25:35 +01:00
2009-05-22 09:50:46 +02:00
2009-03-27 14:25:18 +01:00
2009-03-27 14:25:42 +01:00
2010-03-11 14:01:43 +01:00
2010-05-06 11:21:59 +02:00
2009-03-27 14:25:44 +01:00
2010-04-01 08:38:19 +02:00
2010-03-11 14:04:27 +01:00
2009-03-27 14:25:15 +01:00
2009-12-14 08:40:08 +01:00
2009-07-06 10:26:57 +02:00
2009-03-27 14:25:39 +01:00
2009-07-06 10:26:59 +02:00
2010-04-01 08:38:19 +02:00
2009-07-27 07:39:53 +02:00
2010-04-01 08:38:24 +02:00
2010-01-18 16:35:27 +01:00