Joachim Foerster 3a7655fcb2 usb/isp1760: Allow to optionally trigger low-level chip reset via GPIOLIB.
Properly triggering the reset wire is necessary with the ISP1761 used
on Terasic DE4 Altera-FPGA boards using a NIOS2 processor, for example.

This is an optional implementation for the OF binding only. The other
bindings just pass an invalid GPIO to the isp1760_register() routine.

Example, usage in DTS:
        gpios = <&pio_isp1761rst_0 0 1>;
to point to a GPIO controller from within the ISP1761 node: GPIO 0, active low.

Signed-off-by: Joachim Foerster <joachim.foerster@missinglinkelectronics.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-10-19 13:29:06 -07:00
..
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-08-29 08:56:17 -07:00
2011-07-08 14:51:29 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-10-18 13:51:34 -07:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-03-31 11:26:23 -03:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-10-18 13:42:07 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-09-18 01:39:36 -07:00
2011-04-13 16:36:06 -07:00