Boris BREZILLON 3ef9dd2bab clk: at91: rework PLL rate calculation
The AT91 PLL rate configuration is done by configuring a multiplier/divider
pair.
The previous calculation was over-complicated (and apparently buggy).
Simplify the implementation and add some comments to explain what is done
here.

Signed-off-by: Boris BREZILLON <boris.brezillon@free-electrons.com>
Reported-by: Gaël PORTAY <gael.portay@gmail.com>
Tested-by: Gaël PORTAY <gael.portay@gmail.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-09-02 15:37:11 -07:00
..
2014-05-12 11:30:32 +08:00
2014-07-25 15:41:19 -07:00
2014-08-08 11:00:26 -07:00
2014-07-28 23:30:46 -07:00
2013-11-04 12:23:18 -08:00
2014-05-27 18:29:04 -07:00
2014-05-22 15:54:59 -07:00
2014-07-28 23:30:46 -07:00