Michel Dänzer 5e6775abb5 drm/amdgpu/dce10: Re-set VBLANK interrupt state when enabling a CRTC
This doesn't seem strictly necessary with Tonga right now, but that might
change with future power management enhancements.

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Michel Dänzer <michel.daenzer@amd.com>
2015-07-23 11:09:43 -04:00
..
2015-06-20 00:32:52 +09:00
2015-06-18 12:53:54 +10:00
2015-06-24 11:20:46 +10:00
2015-06-24 11:21:35 +10:00
2015-05-29 09:17:57 +10:00
2015-06-03 21:03:15 -04:00
2015-06-03 21:03:15 -04:00