Guennadi Liakhovetski 623b4ac4bf sh: fix Transfer Size calculation in both DMA drivers
Both the original arch/sh/drivers/dma/dma-sh.c and the new SH dmaengine drivers
do not take into account bits 3:2 of the Transfer Size field in the CHCR
register, besides, bit-field defines set bit 2, but the mask only passes bits
1:0 through. TS_16BLK and TS_32BLK macros are bogus too. This patch fixes all
these issues for sh7722 and sh7724, other CPUs stay unchanged and might need to
be fixed too.

Signed-off-by: Guennadi Liakhovetski <g.liakhovetski@gmx.de>
Acked-by: Dan Williams <dan.j.williams@intel.com>
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
2010-02-08 09:40:24 +09:00
..
2009-08-22 05:31:45 +09:00
2009-10-27 10:41:58 +09:00
2009-10-13 13:32:19 +09:00
2009-12-16 07:20:12 -08:00
2009-05-29 08:40:02 -07:00
2009-11-25 12:07:31 +09:00
2009-11-30 12:02:53 +09:00
2009-10-14 16:42:28 +09:00
2008-10-04 05:25:52 +09:00
2009-09-01 17:38:32 +09:00
2009-05-09 16:02:08 +09:00
2009-07-03 16:16:54 +09:00
2009-06-14 23:24:14 +09:00
2009-09-01 13:54:14 +09:00
2009-09-11 13:19:16 +09:00
2009-04-27 17:34:39 +09:00
2009-11-09 10:47:40 +09:00
2008-08-02 04:39:32 +09:00
2009-08-14 01:58:43 +09:00
2008-12-22 18:44:44 +09:00
2009-06-14 23:25:57 +09:00
2009-10-30 14:38:45 +09:00
2008-09-08 10:35:04 +09:00
2008-09-08 10:35:04 +09:00
2008-08-04 12:51:06 +09:00
2009-10-16 18:20:42 +09:00
2010-01-19 17:00:06 +09:00
2010-01-19 17:00:31 +09:00
2009-08-14 01:58:43 +09:00