Rajendra Nayak 6c4a057bff ARM: OMAP4: clock data: Force a DPLL clkdm/pwrdm ON before a relock
All DPLLs except USB are in ALWON powerdomain. Make sure the
clkdm/pwrdm for USB DPLL (l3init) is turned on before attempting
a DPLL relock. So, mark the database accordingly.

Without this fix, it was seen that DPLL relock fails while testing
relock in a loop of USB DPLL.

Cc: Nishanth Menon <nm@ti.com>
Tested-by: Ameya Palande <ameya.palande@ti.com>
Signed-off-by: Rajendra Nayak <rnayak@ti.com>
Signed-off-by: Paul Walmsley <paul@pwsan.com>
2012-04-04 14:52:49 -06:00
..
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-06 21:34:45 -06:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-30 17:31:56 -07:00
2012-03-13 21:25:21 -05:00
2012-03-29 18:02:10 -07:00
2012-03-30 17:31:56 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-30 17:31:56 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-30 17:31:56 -07:00
2012-03-29 21:30:28 -07:00
2012-03-30 17:31:56 -07:00
2012-03-29 18:02:10 -07:00
2012-03-29 18:02:10 -07:00
2012-03-28 18:30:01 +01:00
2012-03-29 18:02:10 -07:00
2012-03-28 18:30:01 +01:00
2012-03-29 18:02:10 -07:00