Catalin Marinas 7092fc38ee [ARM] 4498/1: ARMv7: Remove the L2 cache configuration via the aux ctrl register
The auxiliary control and the L2 auxiliary control registers are
Cortex-A8 specific. They need to be removed from the generic ARMv7
support code.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-07-20 21:41:55 +01:00
..
2007-07-19 10:04:41 -07:00
2007-07-17 10:23:03 -07:00
2007-07-19 10:04:41 -07:00
2007-07-19 18:37:54 -07:00
2007-07-17 10:23:03 -07:00