Baptiste Reynal 83a60ed8f0 iommu/arm-smmu: fix ARM_SMMU_FEAT_TRANS_OPS condition
This patch is a fix to "iommu/arm-smmu: add support for iova_to_phys
through ATS1PR".
According to ARM documentation, translation registers are optional even
in SMMUv1, so ID0_S1TS needs to be checked to verify their presence.
Also, we check that the domain is a stage-1 domain.

Signed-off-by: Baptiste Reynal <b.reynal@virtualopensystems.com>
Acked-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Joerg Roedel <jroedel@suse.de>
2015-03-23 15:21:26 +01:00
..
2015-02-12 09:16:56 -08:00
2015-02-12 09:16:56 -08:00
2015-02-03 18:47:18 +01:00
2015-02-03 18:47:18 +01:00
2015-02-03 18:47:18 +01:00
2015-02-04 16:14:34 +01:00
2015-02-12 09:16:56 -08:00