Heiko Stuebner 8ad0df33c6 clk: rockchip: fix rk3368 cpuclk divider offsets
Due to a copy-paste error the the rk3368 cpuclk settings were acessing
rk3288-specific register offsets. This never caused problems till now,
as cpu frequency scaling in't used currently at all.

Reported-by: Xing Zheng <zhengxing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
2015-12-03 16:20:02 +01:00
..
2015-11-10 15:00:03 -08:00
2015-09-17 11:15:14 -07:00
2015-10-21 16:16:34 -07:00
2015-07-20 11:11:36 -07:00
2015-10-01 15:24:34 -07:00
2015-11-10 15:06:26 -08:00
2015-11-10 14:56:23 -08:00
2015-10-20 08:49:11 -07:00
2015-09-01 12:18:40 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2015-04-10 14:44:43 -07:00
2015-10-27 00:21:38 -05:00
2015-07-20 10:53:00 -07:00
2015-07-20 11:11:35 -07:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2015-11-10 15:00:03 -08:00
2015-11-10 15:00:03 -08:00