Kevin-CW Chen 96596aa066 clk: mediatek: add clk support for MT6797
Add MT6797 clock support, include topckgen, apmixedsys, infracfg
and subsystem clocks

Signed-off-by: Kevin-CW Chen <kevin-cw.chen@mediatek.com>
Signed-off-by: Mars Cheng <mars.cheng@mediatek.com>
Tested-by: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-04-19 09:20:21 -07:00
..
2017-04-12 18:50:54 +02:00
2016-12-15 15:39:02 -08:00
2016-04-15 16:50:04 -07:00
2016-11-16 11:19:20 -08:00
2017-04-19 09:02:00 -07:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00