Chen-Yu Tsai 9a5e6c7eb5 clk: sunxi: Support factor clocks with N factor starting not from 0
The PLLs on newer Allwinner SoC's, such as the A31 and A23, have a
N multiplier factor that starts from 1, not 0.

This patch adds an option to the factor clk driver's config data
structures to specify the base value of N.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2014-07-04 12:05:12 +02:00
..
2014-05-07 18:27:45 +02:00
2014-05-12 11:30:32 +08:00
2013-12-19 11:45:17 -08:00
2014-05-28 12:08:53 -07:00
2013-11-04 12:23:18 -08:00
2012-08-31 11:05:18 -07:00
2013-05-31 12:07:45 -07:00
2014-05-27 18:29:04 -07:00
2014-05-22 15:54:59 -07:00