Dinh Nguyen b7cec13f08 clk: socfpga: Look for the GPIO_DB_CLK by its offset
After the patch:
"clk: socfpga: Map the clk manager base address in the clock driver"

The clk->name field in socfpga_clk_recalc_rate() was getting cleared. Replace
looking for the GPIO_DB_CLK by its divider offset instead.

Also rename the define SOCFPGA_DB_CLK_OFFSET -> SOCFPGA_GPIO_DB_CLK_OFFSET, as
this represents the GPIO_DB_CLK.

Signed-off-by: Dinh Nguyen <dinguyen@altera.com>
2014-02-18 14:08:08 -08:00
..
2014-02-14 16:13:00 -08:00
2014-02-14 10:40:47 +01:00
2014-01-29 20:00:13 -08:00
2014-02-14 12:48:16 -08:00
2014-01-25 13:19:10 -08:00
2014-02-14 16:13:00 -08:00
2014-01-26 11:00:41 -08:00
2014-02-14 10:33:45 -08:00
2014-02-14 10:32:28 -08:00
2014-01-15 14:51:22 -08:00
2014-01-27 08:15:51 -08:00
2014-02-14 16:14:11 -08:00
2014-02-13 11:12:00 -08:00
2014-01-22 22:24:35 -08:00
2014-02-12 12:28:05 -08:00