Wu Zhangjin b8853aa3d9 MIPS: Loongson: update cpu-feature-overrides.h
Loongson doesn't support MIPSR2, therefore, MIPSR2 vectored interrupts
(cpu_has_vint) and MIPSR2 external interrupt controller mode
(cpu_has_veic) are 0.

Signed-off-by: Wu Zhangjin <wuzhangjin@gmail.com>
Cc: Linux-MIPS <linux-mips@linux-mips.org>
Patchwork: http://patchwork.linux-mips.org/patch/1112/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2010-05-21 21:31:14 +01:00
..
2010-02-27 12:53:14 +01:00
2010-04-30 20:52:55 +01:00
2009-12-17 01:56:56 +00:00
2010-05-21 21:31:14 +01:00
2010-02-27 12:53:14 +01:00
2010-04-12 17:26:15 +01:00
2010-02-27 12:53:42 +01:00