Alexandre Belloni
bcc5fd49a0
clk: at91: add a driver for the h32mx clock ...
Newer SoCs have two different AHB interconnect. The AHB 32 bits Matrix
interconnect (h32mx) has a clock that can be setup at the half of the h64mx
clock (which is mck). The h32mx clock can not exceed 90 MHz.
Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
Acked-by: Boris Brezillon <boris.brezillon@free-electrons.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
2014-09-22 11:38:59 +02:00
2014-08-14 09:53:39 -06:00
2014-08-11 07:14:01 -07:00
2014-08-08 11:35:11 -07:00
2014-08-05 10:05:29 -07:00
2014-08-09 14:07:59 +01:00
2014-08-09 17:33:44 -07:00
2014-08-07 11:35:30 -07:00
2014-08-08 11:14:29 -07:00
2014-09-22 11:38:59 +02:00
2014-08-08 11:14:29 -07:00
2014-08-08 11:00:26 -07:00
2014-07-18 12:29:04 +01:00
2014-07-29 23:08:52 +01:00
2014-07-29 23:08:52 +01:00
2014-08-09 08:24:36 -07:00
2014-07-29 23:08:52 +01:00
2014-07-23 00:51:30 +02:00
2014-07-30 22:32:21 -07:00
2014-08-08 11:14:29 -07:00
2014-08-08 11:14:29 -07:00
2014-07-29 23:08:52 +01:00
2014-07-29 23:08:52 +01:00
2014-07-22 17:52:37 +02:00
2014-08-06 21:03:53 -07:00
2014-08-08 11:14:29 -07:00
2014-08-08 11:00:26 -07:00
2014-08-09 08:23:27 -07:00
2014-08-08 15:57:47 -07:00
2014-08-08 11:00:26 -07:00
2014-08-08 11:16:58 -07:00
2014-07-29 23:08:52 +01:00
2014-08-08 15:57:47 -07:00
2014-07-19 04:24:59 +09:00
2014-08-08 11:00:26 -07:00
2014-07-29 23:08:52 +01:00
2014-08-08 11:16:58 -07:00
2014-08-08 11:34:32 -07:00
2014-08-08 11:14:29 -07:00
2014-08-08 18:00:35 -07:00
2014-08-08 11:14:29 -07:00
2014-08-08 11:00:26 -07:00
2014-08-08 15:57:28 -07:00
2014-07-23 00:51:30 +02:00
2014-08-09 08:42:12 +01:00
2014-08-02 15:03:58 -07:00
2014-07-18 12:29:04 +01:00
2014-08-05 10:27:25 +01:00
2014-08-08 11:14:29 -07:00
2014-07-26 18:00:40 +02:00
2014-07-18 12:29:04 +01:00
2014-08-11 11:59:14 +01:00
2014-08-08 15:57:47 -07:00
2014-08-08 11:16:58 -07:00
2014-08-08 11:14:29 -07:00
bcc5fd49a0