Lucas Stach 6ec3240047 clk: tegra: add ac97 controller clock
AC97 controller clock is hardwired to pll_a_out0.

Signed-off-by: Lucas Stach <dev@lynxeye.de>
Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
Tested-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Olof Johansson <olof@lixom.net>
2013-05-20 23:24:34 -07:00
..
2013-05-20 23:24:34 -07:00
2013-05-09 10:11:08 -07:00
2013-05-09 09:59:16 -07:00
2013-05-06 13:07:33 +02:00
2013-05-09 09:59:16 -07:00
2013-05-06 14:59:13 -07:00
2013-05-09 09:59:16 -07:00
2013-05-15 10:58:22 -07:00
2013-05-09 10:21:44 -07:00
2013-05-07 14:04:56 -07:00
2013-05-07 14:02:00 -07:00
2013-05-02 14:02:32 -07:00
2013-05-04 12:31:18 -07:00
2013-05-04 12:31:18 -07:00