Thierry Reding
e32faa303f
PCI: tegra: Remove misleading PHYS_OFFSET
...
BARs are disabled when the size register is 0, so it's misleading to write
a base address into the start register.
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2016-03-08 15:42:56 -06:00
..
2016-03-08 15:42:56 -06:00
2016-01-20 11:48:25 -06:00
2016-01-15 16:14:39 -06:00
2016-01-08 10:35:24 -06:00
2015-08-13 15:59:59 -05:00
2016-01-06 15:37:55 -06:00
2015-04-10 08:27:18 -05:00
2015-04-24 15:36:50 +02:00
2015-11-02 15:57:03 -06:00
2015-09-08 15:30:47 +02:00
2015-08-20 12:02:49 -05:00
2016-01-21 11:52:16 -08:00
2015-10-16 13:07:14 +01:00
2016-01-12 20:25:09 -08:00
2015-12-02 15:24:21 +01:00
2016-01-08 12:07:57 -06:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-03-08 15:40:37 -06:00
2016-01-21 11:52:16 -08:00
2016-03-08 15:40:37 -06:00
2016-01-15 12:33:29 -06:00
2016-01-08 10:35:24 -06:00
2015-04-08 14:17:10 -05:00
2015-11-02 15:57:03 -06:00
2015-07-30 16:19:53 -05:00
2015-05-29 15:35:26 -05:00
2015-07-22 18:37:43 +02:00