Thierry Reding e32faa303f PCI: tegra: Remove misleading PHYS_OFFSET
BARs are disabled when the size register is 0, so it's misleading to write
a base address into the start register.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2016-03-08 15:42:56 -06:00
..
2016-01-08 10:35:24 -06:00
2015-08-13 15:59:59 -05:00
2015-08-20 12:02:49 -05:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-01-08 10:35:24 -06:00