Zhuang Jin Can 5cd8c48d95 usb: dwc3: gadget: check link trb after free_slot is increased
In ISOC transfers, when free_slot points to the last TRB (i.e. Link
TRB), and all queued requests meet Missed Interval Isoc error, busy_slot
points to trb0.
	busy_slot->trb0
		   trb1
		   ...
	free_slot->trb31(Link TRB)

After end transfer and receiving the XferNotReady event, trb_left is
caculated as 1 which is wrong, and no TRB will be primed to the
endpoint.

The root cause is free_slot is not increased the same way as busy_slot.
When busy_slot is increased by one, it checks if points to a link TRB
after increasement, but free_slot checks it before increasement.
free_slot should behave the same as busy_slot to make the trb_left
caculation correct.

Reviewed-by: Pratyush Anand <pratyush.anand@st.com>
Signed-off-by: Zhuang Jin Can <jin.can.zhuang@intel.com>
Signed-off-by: Jiebing Li <jiebing.li@intel.com>
Signed-off-by: Felipe Balbi <balbi@ti.com>
2014-06-19 08:51:07 -05:00
..
2014-06-12 13:43:08 +02:00
2014-06-02 16:35:49 -07:00
2014-06-12 13:43:02 +02:00
2014-06-04 09:08:25 -07:00
2014-06-03 08:34:00 -07:00
2014-06-06 11:48:46 -07:00
2014-06-15 01:00:50 -07:00
2014-06-11 14:06:55 -07:00
2014-06-02 16:35:49 -07:00
2014-06-14 19:49:48 -05:00
2014-06-06 11:44:09 -07:00