Shaohua Li
f2d0d263b5
[PATCH] x86: cpuid.4 doesn't need cpu level 5
Detecting cache line using cpuid.4, cpuid level 4 is enough.
Signed-off-by: Shaohua Li<shaohua.li@intel.com>
Cc: Dave Jones <davej@codemonkey.org.uk>
Cc: "Seth, Rohit" <rohit.seth@intel.com>
Cc: Andi Kleen <ak@muc.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-03-23 07:38:06 -08:00
..
2006-02-14 16:09:35 -08:00
2006-01-09 14:15:53 -08:00
2006-03-23 07:38:06 -08:00
2005-09-14 21:47:01 -07:00
2006-02-24 14:31:39 -08:00
2006-03-23 07:38:04 -08:00
2005-09-05 00:06:10 -07:00
2005-09-26 18:29:50 -07:00
2006-02-26 19:10:30 -08:00
2005-09-05 00:06:11 -07:00
2006-03-23 07:38:05 -08:00
2006-02-14 08:25:29 -08:00
2006-01-31 18:00:13 -08:00
2005-11-07 07:53:30 -08:00
2006-03-20 20:14:06 +01:00
2006-03-23 07:38:03 -08:00
2006-01-06 08:33:38 -08:00
2006-03-23 07:38:03 -08:00
2006-01-16 23:15:25 -08:00
2006-01-08 20:14:02 -08:00