mirror of
https://github.com/rd-stuffs/msm-4.14.git
synced 2025-02-20 11:45:48 +08:00
874879f16f
Although data dependencies and one-way, semi-permeable barriers provided by spin locks satisfy most ordering needs here, it is still possible for some I/O writes to be reordered with respect to one another in a dangerous way. One such example is that the interrupt status bit could be cleared *after* the interrupt is unmasked when enabling the IRQ, potentially leading to a spurious interrupt if there's an interrupt pending from when the IRQ was disabled. To prevent dangerous I/O write reordering, restore the minimum amount of barriers needed to ensure writes are ordered as intended. Change-Id: I4c44eaa93f39591d5c963dba2b9dcaf33831bdbe Signed-off-by: Sultan Alsawaf <sultan@kerneltoast.com> Signed-off-by: Richard Raya <rdxzv.dev@gmail.com>