Borislav Petkov
73ba85937b
amd64_edac: Add a fix for Erratum 505 ...
When accessing the scrub rate control register (F3x58) on F15h, the DRAM
controller selector (F1x10C[DctCfgSel]) has to point to DCT0 so that the
scrub rate configuration can take effect. See Erratum 505 in the AMD
F15h revision guide for more details.
Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
2011-10-06 12:34:05 +02:00
2011-09-12 20:00:00 -04:00
2011-08-18 23:58:11 -04:00
2011-09-26 19:40:23 +02:00
2011-08-22 14:21:41 -04:00
2011-09-21 10:22:11 +02:00
2011-09-17 17:16:03 -03:00
2011-09-23 09:46:41 +10:00
2011-08-08 16:33:54 +09:00
2011-09-14 18:09:38 -07:00
2011-09-05 17:08:26 +05:30
2011-10-06 12:34:05 +02:00
2011-09-16 22:22:10 +02:00
2011-08-08 13:53:49 -07:00
2011-09-14 18:09:38 -07:00
2011-10-04 17:24:14 +01:00
2011-09-16 14:09:19 -07:00
2011-09-28 08:19:21 -07:00
2011-09-07 00:13:40 +01:00
2011-10-03 14:28:18 -04:00
2011-09-26 09:28:01 -05:00
2011-09-16 14:09:19 -07:00
2011-09-13 23:44:53 +02:00
2011-09-14 18:09:38 -07:00
2011-09-10 17:21:28 +10:00
2011-09-21 22:18:26 -03:00
2011-09-21 13:06:34 +02:00
2011-10-03 20:51:51 -07:00
2011-09-21 13:20:21 -07:00
2011-08-19 19:02:27 +03:00
2011-10-03 14:20:39 -04:00
2011-10-04 09:52:28 -07:00
2011-08-19 21:01:46 +04:00
2011-08-25 16:25:34 -07:00
2011-09-14 18:09:38 -07:00
2011-09-26 16:40:50 +02:00
2011-09-28 08:23:39 -07:00
2011-08-08 16:33:54 +09:00
2011-10-04 10:10:50 -06:00
2011-09-20 14:17:13 -07:00
2011-09-16 23:47:07 +00:00
2011-09-14 18:09:38 -07:00
2011-09-19 17:15:47 -07:00
2011-09-10 14:00:02 -07:00
2011-08-25 16:25:33 -07:00
2011-09-20 14:32:00 +02:00
2011-09-15 04:32:02 -04:00
2011-09-22 12:59:35 -07:00
73ba85937b