Borislav Petkov 73ba85937b amd64_edac: Add a fix for Erratum 505
When accessing the scrub rate control register (F3x58) on F15h, the DRAM
controller selector (F1x10C[DctCfgSel]) has to point to DCT0 so that the
scrub rate configuration can take effect. See Erratum 505 in the AMD
F15h revision guide for more details.

Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
2011-10-06 12:34:05 +02:00
..
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2011-03-31 11:26:23 -03:00
2010-05-10 11:44:50 -03:00
2011-04-19 00:23:22 +02:00
2011-03-31 11:26:23 -03:00
2011-07-26 16:49:47 -07:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2011-03-31 11:26:23 -03:00
2011-04-19 00:23:22 +02:00
2011-04-19 00:23:22 +02:00
2009-04-02 19:05:03 -07:00